Failure-Atomic Byte-Addressable R-tree for Persistent Memory
نویسندگان
چکیده
In this article, we propose Failure-atomic Byte-addressable R-tree (FBR-tree) that leverages the byte-addressability, persistence, and high performance of persistent memory while guaranteeing crash consistency. We carefully control order store cacheline flush instructions prevent any single instruction from making an FBR-tree inconsistent unrecoverable. also develop a non-blocking lock-free range query algorithm for FBR-tree. Since allows read transactions to detect ignore transient states, multiple can concurrently access tree nodes without using shared locks other write are changes them. Our study shows successfully reduces legacy logging overhead up 2.6x higher processing throughput than lock-based crabbing concurrency protocol.
منابع مشابه
WrAP: Managing Byte-Addressable Persistent Memory
Advances in memory technology are promising the availability of byte-addressable persistent memory as an integral component of future computing platforms. This change has significant implications for software that has traditionally made a sharp distinction between durable and volatile storage. In this paper we describe a software-hardware architecture for persistent memory that provides atomici...
متن کاملPersistent Memcached: Bringing Legacy Code to Byte-Addressable Persistent Memory
We report our experience building and evaluating pmemcached, a version of memcached ported to byteaddressable persistent memory. Persistent memory is expected to not only improve overall performance of applications’ persistence tier, but also vastly reduce the “warm up” time needed for applications after a restart. We decided to test this hypothesis on memcached, a popular key-value store. We t...
متن کاملEndurable Transient Inconsistency in Byte-Addressable Persistent B+-Tree
With the emergence of byte-addressable persistent memory (PM), a cache line, instead of a page, is expected to be the unit of data transfer between volatile and nonvolatile devices, but the failure-atomicity of write operations is guaranteed in the granularity of 8 bytes rather than cache lines. This granularity mismatch problem has generated interest in redesigning block-based data structures ...
متن کاملRedesigning Data Structures for Non-Volatile Byte-Addressable Memory
Recent architecture trends show that DRAM density scaling is facing significant challenges and will hit a scalability wall at 40nm [4, 5]. Additionally, power constraints will also limit the amount of DRAM installed in future systems [3]. To support next generation systems, technologies such as Phase Change Memory (PCM) and Memristor are being developed as DRAM replacements. These memories offe...
متن کاملTransmission Layer ( Byte Addressable )
Virtualization-based cloud computing has dominated today’s data centers by supporting consolidated servers, converged infrastructures, horizontal scalability, and cost of ownership reduction. As the demands of cloud-based services continue to grow, numerous enabling technologies have been developed such as system virtualization (e.g., VM, container and NFV), software-defined management (for com...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Parallel and Distributed Systems
سال: 2021
ISSN: ['1045-9219', '1558-2183', '2161-9883']
DOI: https://doi.org/10.1109/tpds.2020.3028699